

2781

JP
10-1000

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

(Case No. **RA001C9**)
RA043D2DC


In the Application of:

FARMWALD ET AL.

Serial No: 09/545,648

Filed: April 10, 2000

Title: SYSTEM HAVING DOUBLE DATA TRANSFER
RATE AND INTEGRATED CIRCUIT THEREFOR



)
)
) **Group**
) **Art Unit: 2781**
)
) **Before**
) **Examiner: G. Auve'**
)
)

Assistant Commissioner for Patents
Washington, DC 20231

Box: Non-Fee Amendment.

I hereby certify that this correspondence is being
deposited with the United States Postal Service
as first class mail with sufficient postage in an
envelope addressed to the Commissioner of
Patents and Trademarks, Washington, D.C.
20231 on September 25, 2000
Michiko Sites
(Name of Person Mailing Correspondence)

Michiko Sites 9-25-00
Signature Date

AMENDMENT

Dear Sir:

In response to the Office Action, mailed September 11, 2000,
kindly amend the application as follows:

IN THE CLAIMS:

RECEIVED
OCT - 6 2000
TC 2780 MAIL ROOM

¹⁸

1 ~~168~~. (Amended) An integrated circuit device comprising:
2 first output driver circuitry to output data onto a first
3 external signal line wherein:

4 the first output driver circuitry outputs a first portion
5 of data in response to a rising edge transition of a first
6 external clock signal and the first output driver circuitry
7 outputs a second portion of data in response to a falling edge
8 transition of the first external clock signal; and

77

B

B